Violin Memory 6000 Series Guía de instalación

Busca en linea o descarga Guía de instalación para Placas base Violin Memory 6000 Series. Violin Memory 6000 Series Installation guide Manual de usuario

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 18
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 0
Technical Report
Best Practices for Connecting Violin Memory
Arrays to IBM AIX and PowerVM
Host Attachment Guidelines for Using Violin Memory Arrays with IBM AIX and
PowerVM through Fibre Channel Connections
Version 1.1
Abstract
This technical report describes best practices and host attachment procedures for connecting
Violin flash Memory Arrays through Fibre Channel to systems running on the IBM AIX
operating system with IBM PowerVM virtualization.
Vista de pagina 0
1 2 3 4 5 6 ... 17 18

Indice de contenidos

Pagina 1

Technical Report Best Practices for Connecting Violin Memory Arrays to IBM AIX and PowerVM Host Attachment Guidelines for Using Violin Memory Ar

Pagina 2

Connecting Violin Memory Arrays to IBM AIX and PowerVM 10 www.vmem.com 5 Storage Configuration NOTE: This LUN configuration is identical for

Pagina 3

Connecting Violin Memory Arrays to IBM AIX and PowerVM 11 www.vmem.com 4. Select no of LUNs, unique names for LUNS, size for LUNS in Gigabytes,

Pagina 4

Connecting Violin Memory Arrays to IBM AIX and PowerVM 12 www.vmem.com 5.2 Setting NACA Bit per LUN using command-line ( vMOS 5.5.1 and below)

Pagina 5

Connecting Violin Memory Arrays to IBM AIX and PowerVM 13 www.vmem.com 5. Change NACA bit for all the LUNS you plan to export on AIX Hosts and

Pagina 6

Connecting Violin Memory Arrays to IBM AIX and PowerVM 14 www.vmem.com 5.4 LUN Export to Initiator Group 1. Export LUNS to the IGroup by sel

Pagina 7

Connecting Violin Memory Arrays to IBM AIX and PowerVM 15 www.vmem.com 6 LPAR/Host Configuration Please follow the steps provide in this sect

Pagina 8

Connecting Violin Memory Arrays to IBM AIX and PowerVM 16 www.vmem.com NOTE: It is required to reboot the LPAR to make the above settings effect

Pagina 9

Connecting Violin Memory Arrays to IBM AIX and PowerVM 17 www.vmem.com 6.4 LUN Discovery After creating LUNS and exporting them to the appropri

Pagina 10

Connecting Violin Memory Arrays to IBM AIX and PowerVM 18 www.vmem.com 7 Discovering LUN and Enclosure Serial no on AIX The vMOS code level ,

Pagina 12

Connecting Violin Memory Arrays to IBM AIX and PowerVM 2 www.vmem.com Table of Contents 1 Introduction ...

Pagina 13

Connecting Violin Memory Arrays to IBM AIX and PowerVM 3 www.vmem.com 1 Introduction This technical report describes best practice recommendati

Pagina 14

Connecting Violin Memory Arrays to IBM AIX and PowerVM 4 www.vmem.com 2 Planning for AIX Installation This section covers AIX platform-specific

Pagina 15

Connecting Violin Memory Arrays to IBM AIX and PowerVM 5 www.vmem.com 3 Fibre Channel Best Practices Host attach of Violin Storage to AIX Parti

Pagina 16

Connecting Violin Memory Arrays to IBM AIX and PowerVM 6 www.vmem.com 3.2 Fibre Channel SAN Topology In the topology shown in Figure 2, the Hos

Pagina 17

Connecting Violin Memory Arrays to IBM AIX and PowerVM 7 www.vmem.com This is a fully redundant configuration that can survive SAN failures, Gat

Pagina 18

Connecting Violin Memory Arrays to IBM AIX and PowerVM 8 www.vmem.com 3.4 SAN Configuration and Zoning The following best practices are recomme

Pagina 19

Connecting Violin Memory Arrays to IBM AIX and PowerVM 9 www.vmem.com 4 Virtual IO (VIO Partitions) IBM PowerVM Supports N Port Virtualization

Comentarios a estos manuales

Sin comentarios